PTO/SB/08A(10-01)
Approved for use through 1031/2002. OMB 651-0031
US Patent & Trademak Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 09/135413 STATEMENT BY APPLICANT August 14, 1998 **Filing Date** (Use as many sheets as necessary) Forbes, Leonard **First Named Inventor** 2818 **Group Art Unit** KTOV 0 4 2002 8 Nguyen, Viet **Examiner Name** Viet Q. Nguyen Primary Examinar Attorney Docket No: 00303.354US2 Sheet 1 of 2

US PATENT DOCUMENTS							
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	
W	US-3,792,465	02/12/1974	Collins, D. R., et al	340	324 R	12/30/1971	
W	US-5,393,999	02/28/1995	Malhi, S.	257	289	06/09/1994	
W	US-5,557,122	09/17/1996	Shrivastava, R., et al	257	309 🗽	05/12/1995	
W	US-5,661,312	08/26/1997	Weitzel, C. E., et al	257	77	03/30/1995	
W	US-5,734,181	03/31/1998	Ohba, R., et al	257	77	05/20/2002	
(A)	US-5,798,548	08/25/1998	Fujiwara, H.	257	319	05/17/1996	
W	US-5,808,336	09/15/1998	Miyawaki, M.	257	315	05/05/1995	
W	US-5,926,740	07/20/1999	Forbes, L., et al	438	763	10/27/1997	
W	US-5,989,958	11/23/1999	Forbes, L.	438	257	08/20/1998	
SIN	US-6,130,147	10/10/2000	Major, J. S., et al	438	604	03/18/1997	
Ŵ	US-6,297,521	10/02/2001	Forbes, L., et al	257	76	08/14/1998	

Viet Q. Nguyen


FOREIGN PATENT DOCUMENTS Primary Examiner						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>
W	JP-2203564	08/13/1990	Fujii, Y., et al	HO1 L	29/46	
W	JP-57-126175	08/05/1982	Hamakawa, Y., et al	H01L	31/04	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	niner Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the ite (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.		T²
		BELTRAM, F., et al., "GaAlAs/GaAs Floating-Gate Memory Devices with Graded-	1
W		Gap Injector Grown by Molecular-Beam Epitaxy", IEEE Transactions on Electron	
		<u>Devices, 35,</u> Abstract No. VA-7,(Dec. 1988),2451	
		BELTRAM, F., et al., "Memory phenomena in heterojunction structures: Evidence	
Man	- aset	for suppressed thermionic emission", Appl. Phys. Lett., 53(5), (1988),pp. 376-	
4100	uyen :	378	ļ
Bluish Ex	amine?	BURNS, S.G., et al., In: Principles of Electronic Circuits, West Publishing Co.,	
\\		St. Paul, MN, (1987), 382-383	
\ \ \ \		BURNS, S., et al., In: Principles of Electronic Circuits, West Publishing	
W		Company,(1987),pg. 380	<u> </u>
3		CAPASSO, F., et al "New Floating-Gate AlGaAs/GaAs Memory Devices with	
(1)		Graded-Gap Electron Injector and Long Retention Times", IEEE Electron Device	
~\bar{\bar{\bar{\bar{\bar{\bar{\bar{		Letters, (1988),pp. 377-379	
W		LIN, B.,et al., "Dramatic Reduction of Sidegating in MODFET's", IEEE	
		Transactions on Electron Devices, 35, Abstract No. VA-6,(1988),pg. 2451	
		LOTT, J.,et al., "Anisotropic thermionic emission of electrons contained in	
\N		GaAs/AlAs floating gate device structures", Appl. Phys. Lett., 55(12), (1989),pp.	
		1226-1228	<u> </u>

Veryen **DATE CONSIDERED EXAMINER** 







Attorney Docket No: 00303.354US2 Sheet 2 of 2

OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²		
W		LOTT, J.A. ,et al. ,"Charge Storage in InAlAs/InGaAs/InP Floating Gate Heterostructures", Electronics Letters, 26, (July 5, 1990),972-973			
W		MOHAMMAD, S.N., et al., "Emerging Gallium Nitride Based Devices", Proceedings of the IEEE, 83, (Oct. 1995),1306-1355			
W		NEUDECK, P.,et al., "Electrical Characterization of a JFET-Accessed GaAs Dynamic RAM Cell", IEEE Electron Device Letters, 10(11), (1989),pp. 477-480			
W		NG, K., In: Complete Guide To Semiconductor Devices, McGraw-Hill, Inc. New York, (1995), pp. 322-328, 605-608			
Wylia	Q. Nguye	QIAN, Q.,et al., "Multi-Day Dynamic Storage of Holes at the AIAs/GaAs Interface", IEEE Electron Device Letters, EDL-7(11), (1986),pp. 607-609			
WPrim	ary Exam	"Interface", IEEE Electron Device Letters, EDL-7(11), (1986),pp. 607-609 "SHARMA, B.,et al.,"Heterojunction Devices", In: Semiconductor Heterojunctions, Pergamon Press, New York,(1974),pp. 133-137			
W		STREETMAN, B., In: Solid State Electronic Devices, 4th Edition, Prentice Hall, New Jersey, (1995), pp. 217-219, 392-394			
(N)		SZE, S.M., In: Physics of Semiconductor Devices. 2nd Edition, John Wiley & Sons, New York,(1981),pp.122-129,700-703, 708-710,763-765			
W		WOLF, S., "Semiconductor Memory Process Integration", Silicon Processing for The VLSI Era, Volume 2: Process Integration, (1990),pp. 623-628			

Viet Q. Nguyen Primary Examiner



**EXAMINER** 

**DATE CONSIDERED**